Abstract|As the capacities of eld-programmable gate arrays (FPGAs) grow, they will be used to implement much larger circuits than ever before. These larger circuits often require signi cant amounts of storage. In order to address these storage requirements, FPGAs with large embedded memory arrays are now being developed by several vendors. One of the crucial components of an FPGA with onchip memory is the routing structure between the memory arrays and the logic resources. If this memory/logic interface is not exible enough, many circuits will be unroutable, while if it is too exible, it will be slower and consume more chip area than is necessary. In this paper, we show that an interconnect in which each memory pin can connect to between 4 and 7 logic routing tracks is best in terms of both area and speed. We also show that by adding switches to support nets that connect multiple memory arrays, we can reduce the memory access time by up to 25% and improve the routability slightly.
I. Introduction R ECENT years have seen dramatic improvements in FPGA capacities and speeds. Such improvements are changing the way FPGAs are used. In the past, these devices have been primarily used to implement small logic subcircuits (often the \glue-logic" portions of larger systems), but as FPGAs get larger, they are being used to implement much larger circuits and even entire systems. One of the most important di erences between these large systems and the smaller logic subcircuits is that the systems often require signi cant amounts of storage. Architectural support for the e cient implementation of memory in next-generation FPGAs, therefore, is crucial.
In 1], 2], a con gurable memory architecture was described which is exible enough to implement a wide variety of storage requirements. This con gurable architecture can be used in a stand-alone device or can be embedded onto an FPGA to support on-chip memory. Implementing memory on-chip has a number of advantages over o -chip memory: it reduces the system cost by decreasing the number of chips required to fully implement a system, it often allows for faster clock rates since external pins (and boardlevel traces) need not be driven with each memory access, and it frees I/O pins that would otherwise be devoted to address and data connections. onto an FPGA is to provide enough interconnect between the memory arrays and the logic resources. The design of a good memory/logic interface is critical. Since memory access time is often the performance bottleneck in many systems, it is crucial that the memory/logic interface provides a exible high-speed link between logic and memory. If the interface is not exible enough, many circuits will be unroutable, while if it is too exible, it will be slower and consume more chip area than is necessary. This paper focuses on the design of a good memory/logic interface. We concentrate on two issues: how exible the interconnect must be, and how the interconnect can be enhanced by providing e cient connections between the memory arrays themselves.
The paper is organized as follows. In the next section, we describe the baseline FPGA architecture for our experiments, and quantify the exibility of the memory/logic interconnect structure. Section III then determines how exible the interconnect must be, taking into account the overall FPGA routability, area, and delay. Finally, Section IV shows that by adding e cient paths between memory arrays, the FPGA routability and delay can be improved signi cantly.
Early versions of some of these results appear in 8] and 9]. More details regarding much of the material is available in 10].
II. Baseline Architecture
The FPGA considered in this paper consists of distinct logic and memory resources, as illustrated in Fig. 1 . The memory resources consist of a set of identical arrays that can be combined to implement user memory con gurations, similar to 1]. The number of bits in each array is xed, but the aspect ratio can be con gured by the user. In the results presented in this paper, we assume that each array contains 2-Kbits of storage, and has a con gurable data width of 1, 2, 4, or 8 (similar to the Altera 10K series CPLDs 3] and 2]). We further assume that the arrays are positioned in a single row across the width of the chip, as is the case in Altera 10K and Actel SPGA parts 4], 5]. Positioning the arrays in this way allows for easy connections to logic, as well as easy connections between memory arrays that are combined to implement large user memories. Unlike 1], here we assume that each memory array has separate input and output data ports (as well as an address port).
The logic resources of the FPGA are assumed to consist of ve-input lookup tables, interconnected using symmetric horizontal and vertical channels similar to the Xilinx and Lucent ORCA FPGAs 6], 7]. At the intersection of every horizontal and vertical channel is a switch block; the switch block o ers each incoming wire three possible connections (i.e. F s = 3 in the terminology of 11]). Each logic block pin can be connected to W tracks, where W is the number of tracks in each channel. We have assumed that all segments are of length 1; that is, segments only connect neighbouring switch blocks. Each pin of each lookup table can be connected to two channels; within each channel, each pin can be connected to all W tracks. Fig. 2 shows the interconnect structure between the logic and memory. Each memory block is connected to the logic routing through a memory/logic interconnect block. An example memory/logic interconnect block is shown in Fig. 3 . The vertical tracks in Fig. 3 are connected to the upper and lower halves of the logic array and can be programmably connected to the memory pins. We de ne the exibility of this block, F m , as the number of vertical tracks to which each memory pin can be connected. In Fig. 3 , each cross represents a programmable connection; thus, in this example, F m = 4. The minimum value of F m is 1, while the maximum is V where V is the number of vertical wires incident to the memory/logic interconnect block.
Another parameter a ecting the FPGA routability is the number of logic blocks per memory block in the horizontal dimension. Section III-C discusses this further.
III. Memory/Logic Interconnect Flexibility As described above, the exibility of the interconnect structure is quanti ed by the parameter F m which indicates the number of tracks to which each memory pin can be connected. In this section we vary F m and examine the e ects on the overall FPGA routability, area, and delay.
Note that we are concerned with the area and speed of the entire FPGA, not just the memory/logic interconnect region. Clearly, the lower F m , the smaller the memory/logic interconnect will be because fewer programming bits and pass transistors are needed. Decreasing F m , however, places additional demands on the rest of the FPGA since it makes it more di cult to route nets between the logic and memory blocks. One way the designer of an FPGA can compensate for this reduction in routability is to add extra tracks to each channel across the entire FPGA. The area cost of these additional tracks must be considered when determining a good value of F m .
A similar tradeo exists between circuit speed and F m . The lower F m , the fewer switches there are on any path into and out of the memory blocks. Since switches add parasitic capacitance to the memory nets, the reduction of F m shortens the memory access times. However, the lower-exibility memory/logic interconnect blocks may result in circuitous routes (that are slower than direct routes) between logic and memory. The extra delay due to these circuitous routes must also be considered when determining a good value for F m .
A. Experimental Methodology
We employ an experimental methodology in which benchmark circuits are \implemented" on candidate FPGA architectures using custom-written CAD tools. For each circuit and each architecture, we measure the minimum number of tracks required in each channel to completely route the circuit, and use this in an area model to estimate the area-e ciency of the architecture (a fairly standard method used when exploring the area e ects of architectural choices 11], 12]). A detailed delay model is used to estimate the speed-e ciency of each architecture. The following subsections describe the source of the benchmark circuits and the CAD tools employed.
B. Benchmark Circuit Generation
The traditional method of placing and routing 10 to 20 benchmark circuits 11], 12] is not suitable for the analysis of con gurable memory architectures. Since circuits typically have only a few memories each, hundreds of such examples may be required to properly exercise the architecture. Because it isn't feasible to gather that many benchmark circuits, our approach is to study the types of memory con gurations found in systems, and then to develop a stochastic memory con guration generator based on that study.
It is crucial that the generated circuits are realistic. We ensure this by basing the generator on the results of a detailed circuit analysis. The next subsection brie y outlines the analysis, while the following subsection describes how we use the analysis results to ensure our stochastically generated circuits are realistic. A full explanation of both the analysis and generation is given in 10].
B.1 Structural Analysis of Circuits with Memory
This analysis is based on 171 circuits containing a total of 268 user memories. Data regarding these circuits was obtained from several sources: recent conference proceedings, recent journal articles, local designers at the University of Toronto, a major telecommunications company, and a customer study conducted by Altera 13] . Although we were unable to obtain netlists for the circuits, we could gather several key memory parameters.
As an example of the data gathered during the analysis, Fig. 4 shows the distribution of the number of memories in our sample circuits. As the graph shows, most circuits require only a small number of memories. It is important to note that the horizontal axis is the number of user memories; many of these user memories will require more than one physical array. We have also examined the widths and depths of the memories used in our sample circuits. Widths between 8 and 32 were common, while the range of depths varied considerably. Of particular interest was that approximately 70% of the dimensions were powers-of-two. The uses of memories (RAMs vs. ROMs and single-vs. dual-port) were also examined. Further data is presented in 10].
We have also examined how the user memories are connected to the logic parts of circuits. We have observed that memories tend to form \tightly connected" clusters, where is a cluster is a group of memories that are connected to common data input or data output subcircuits. Figure 5 shows the number of clusters in our sample circuits (we could only gather this information from 31 of our circuits) and the sizes of these clusters. We also examined common interconnect patterns between the memory and logic within clusters. Figure 6 summarizes the common patterns we observed. In Figure 6 (a), each memory is driven by a seperate logic subcircuit. In Figure 6 (b), each logic subcircuit is connected to seperate bits in each memory. Finally, in Figure 6 (c), a common bus is used to connect the memory and logic. The details of the analysis results are presented in 10].
B.2 Circuit Generation
In order to ensure that the circuits from the circuit generator are realistic, we closely based the generation on the results of the circuit analysis. The distributions gathered during the analysis were used to chose memory con gurations, to partition the memories into clusters, and to connect logic subcircuits to the memories. The logic subcircuits themselves where chosen randomly from a collection of 38 MCNC circuits 14], and were optimized using SIS 15] and technology-mapped to 5-input lookup tables using FlowMap 16] . The actual construction of the circuits is non-trivial and is described in detail in 10].
In the experiments described in this paper, we consider architectures with two, four, eight and sixteen 2-Kbit memory arrays. For each of these four FPGA sizes, we generate a separate set of 100 benchmark circuits; the user memories in each circuit use between 75% and 100% of the available bits in the target architecture. Table I shows statistics for the four sets of benchmark circuits.
C. Implementation Tools
Each benchmark circuit is \implemented" in each FPGA using custom-built CAD tools 10]. First, each memory in the circuit must be implemented using one or more of the physical memory arrays. For example, a 4Kx2 user memory can be implemented using four 2-Kbit arrays each con gured as a 2Kx1 memory with appropriate decoding. We call this process the logical-to-physical mapping and use an algorithm described in 10].
Next, the mapped circuits are then placed and routed on an appropriately-sized FPGA. The placer uses simulatedannealing to determine good locations for both the memory and logic blocks simultaneously. The cost function minimized during the placement process is the sum of the dimensions of the bounding box surrounding each net; nets connecting to memory are treated the same as nets that only connect to logic.
The router uses a multi-pass maze routing algorithm. Initially, nets that connect to memory arrays are given higher priority (routed rst). Between each iteration of the router, the nets are re-ordered such that the nets that could not be routed during one iteration are routed rst during the next iteration. This is repeated 10 times; if a successful routing has not been found after 10 iterations, the circuit is deemed unroutable. The routing is repeated for di erent values of W (the number of tracks per channel) to determine the minimum W that gives a 100% routable solution. The router considers all input pins of a lookup table to be logically equivalent. Similarly, all address pins of a memory array are logically equivalent. Data pins are also considered equivalent with the constraint that a pin assignment for a speci c bit in the data-out port xes the corresponding assignment in the data-in port (and vice versa). More details on both the placer and router can be found in 10].
The size of the FPGA used in the place and route step depends on both the number of lookup tables and memory arrays required by the circuit. For a given number of arrays, we place the required number of logic blocks above and below the memory row, creating a roughly square chip. This will result in di erent values of R (the number of logic blocks per memory block in the horizontal dimension) for di erent circuits. If R is less than 3, we force R to be 3, resulting in a non-square aspect ratio. For some circuits, the number of inputs/outputs will determine the chip area; for these circuits, a square array with the required number of input/output blocks will be used. Table II shows the average values of R and the average aspect ratio (ratio of horizontal logic blocks to vertical logic blocks) for the benchmark circuits.
D. Memory/Logic Flexibility Results
The rst set of results is for an FPGA with sixteen 2-Kbit memory arrays. The solid line in Fig. 7(a) shows the average number of tracks per channel required to route each benchmark circuit (averaged over all circuits) as a function of F m . The right-most point on the horizontal axis represents the case when F m equals its maximum value. The dotted lines show the track requirement plus and minus one standard deviation. As expected, as F m increases, the average track requirement drops. Beyond F m = 4, however, very little further drop is seen. The anomaly at F m = 3 is a result of the particular switch pattern chosen for each memory/logic interconnect block 10].
The track requirements for all four FPGA sizes are shown in Fig. 7(b) . Notice that the results for the smaller FPGAs are less sensitive to F m that those for the larger architectures. In fact, for the 2 and 4 array FPGAs, an F m of 1 or 2 provides su cient exibility. To understand why the smaller architectures can tolerate such low values of F m , it is necessary to examine the circuits that are used to evaluate each architecture. Table III breaks down all nets in the benchmark circuits into three categories: nets that connect only logic blocks, nets that connect exactly one memory block to one or more logic blocks, and nets that connect more than one memory block to one or more logic blocks.
Consider the third category of nets: nets that connect to more than one memory array. In the generated circuits, these nets serve two purposes. First, when arrays are combined to implement a larger user memory, the address pins (and possibly data-in pins) of the arrays are connected together. Second, often the data-in pins of several user memories are driven by a common data bus. These memoryto-memory nets are particularly hard to route with small values of F m . Fig. 8 illustrates a net that connects to three memory pins. Assuming a low value of F m , there are three regions of low exibility; the logic routing resources must be used to connect to speci c tracks incident to each of these three low-exibility regions. Given the relatively few options available within each switch block, circuitous routes are often required to make connections between these low exibility regions, causing routability problems. Intuitively, these nets will appear more often in circuits aimed at larger architectures, since there are likely more memory blocks to connect. Table III shows that this intuition is correct. Thus, the FPGAs used to implement the larger circuits need a higher value of F m .
To investigate this further, we removed all memory-tomemory connections from the circuits, and repeated the experiment. Fig. 9 shows the results for the 16-array case. The solid line shows the original results from Fig. 7(a) . The dashed line shows the results obtained from the circuits with the memory-to-memory connections removed. The dotted line shows the results obtained from the circuits with all memory connections removed (clearly, this is independent of F m ). As the graph shows, removing just the memory-to-memory connections gives a routability only slightly worse than that obtained by removing all memory connections (only slightly more tracks are required). This motivates us to study memory-to-memory connections more closely; in Section IV we will present architectural enhancements aimed at e ciently implementing memory-to-memory connections. 
E. Area Results
The area required by an FPGA architecture is the sum of the area required by the logic blocks, memory blocks, and routing resources. Since the value of F m does not affect the number of memory blocks or logic blocks required to implement a circuit, we focus on the routing area. The routing resources are made up of three components: programmable switches, programming bits, and metal routing segments. Since estimates of the area required by the metal routing segments are di cult to obtain without performing a detailed layout, we concentrate on the area due to the programming bits and switches.
We are interested in the area of the entire FPGA, and thus must consider not only those switches in the memory/logic interconnect blocks, but also those in the logic routing architecture. The number of switches in the memory/logic interconnect block is proportional to F m , while the number of switches in the logic routing depends on W (number of tracks in each channel). The sum of these two components gives an estimate of the total number of programming bits required in the FPGA routing. Fig. 10(a) shows the number of programmable connections in each of the four architectures as a function of F m . The results follow the routability measurements (Fig. 7) closely. Since the logic routing resources contain many more switches that the memory/logic interconnect does, the increase in the memory/logic interconnect area as F m increases is swamped by the decrease in the area of the logic routing resources due to the decrease in the number of tracks per channel. In all architectures, the best area e ciency is obtained for F m 4. For very large values of F m , the area increases slightly due to the larger memory/logic interconnect blocks and the inability of the extra switches to reduce the track requirement. time is estimated by a modi ed version of CACTI, a detailed cache access time model 17]. For the address-in and data-out networks, the Elmore delay is used 18]. Commercial FPGAs often contain repowering bu ers to reduce the delay of long nets; rather than assuming a speci c repowering bu er strategy, we make the pessimistic assumption that each signal is repowered in every switch and memory/logic interconnect block. Although this architecture is not likely to be used in practice, the delay estimates obtained by assuming such an architecture will behave in a manner similar to those that would be obtained had a more intelligent bu er placement policy been employed. Fig. 10(b) shows the average memory read time of the memories in the 100 benchmark circuits. The extremes of F m = 1 and F m equal to its maximum value are both bad choices. If F m = 1, circuitous routes are required to connect nets to the low exibility memory pins. These circuitous routes pass through more switch blocks than would otherwise be necessary, leading to longer net delays. When F m is its maximum value, the large number of switches in the memory/logic interconnect block adds a signi cant amount of extra capacitance to the routing wires, again leading to longer routing delays. Between F m = 2 and F m = 7, the delay is roughly constant.
Combining these results, the most e cient FPGA architecture occurs 4 F m 7. As F m approaches its maximum value, the speed-e ciency is reduced considerably, and the area-e ciency somewhat.
IV. Enhancement to Support Memory-to-Memory Connections
In Section III-D it was suggested that nets that connect to more than one memory array are di cult to route in low-F m architectures, and that these nets are common in circuits that use many memory arrays. In this section we propose adding programmable switches between neighbouring memory arrays to support these nets. These extra switches take up negligible area. Below we will show that, if they are employed correctly, these switches provide a signi cant improvement in both the routability and speed of the device.
A. Enhanced Architecture Fig. 11 illustrates the enhanced architecture. Each vertical wire incident to a memory/logic interconnect block can be programmably connected to the corresponding wire incident to the two neighbouring memory/logic interconnect blocks. The connection is made through pass transistors denoted by rectangles in Fig. 11 . We refer to each of these pass transistors as a memory-to-memory switch. Note that the connections shown as solid dots are non-programmable permanent connections. Fig. 12 shows an example of a net connecting three arrays implemented on both the baseline and the enhanced architectures. In the baseline architecture, the net is implemented using the logic routing resources that could otherwise be used to route signals between logic blocks. Because of the limited connectivity within each switch block, the route through the logic routing resources is somewhat circuitous; in the presence of routing contention, the route may be even worse. In the enhanced architecture, however, two memory-to-memory switches are used to connect the three memory arrays.
The area cost of the new memory-to-memory switches is small. If there are N arrays and V vertical tracks per memory block, then NV extra switches and programming bits are required.
This enhancement is related to the broader channel segmentation issue in FPGAs 6], 19]. There are, however, several major di erences from this previous work:
1. In a segmented routing architecture, all channels across the chip usually contain an identical distribution of segment lengths. In our architecture, there are exactly V additional horizontal tracks, regardless of how many logic routing channels exist on the chip. Thus, the routing architecture is heterogeneous to better match the heterogeneous logic/memory block architecture. 2. Each memory-to-memory connection consists of a programmable switch connecting two tracks. This is topologically di erent than a standard routing track (of any length), in which two programmable switch blocks are connected using a xed track. 3. The purpose of these tracks is di erent than the long lines used previously. In our architecture, the tracks are used to e ciently connect memory arrays that are next to each other; long lines, on the other hand, are used to connect distant logic blocks.
Our enhancment is also related to the direct connections between adjacent logic blocks in some commercial FPGAs 7] , 5]. These connections are provided to provide low delay paths between logic blocks, and are often very e ective at speeding up certain logic structures (carry chains, for example). Our enhancment can be thought of as an application of this technique to memory. By providing fast connections between neighbouring memory arrays, we can more e ciently implement large user memories that share address or data connections. Typically, if memories are connected together, they will share all their address or all their data connections. This regularity is re ected in the proposed architectural enhancement. By exploiting the regularity and using the direct memory-to-memory switches to connect adjacent blocks, we would expect signi cant performance improvements. In this section, we will show that the proposed enhancement improves the speed and routability of circuit implementations. To obtain these improvements, however, the maze-routing algorithm must be restricted such that it uses the memory-to-memory switches only to implement memory-to-memory connections. If a standard mazerouter that is free to use the memory-to-memory connections for all nets is employed, the extra switches actually reduce the routability of the device.
In order to quantify the gains obtained by the memoryto-memory switches, we employ the same experimental approach as that used in Section III. We rst show results for the case when the router is free to use the memory-tomemory connections for all nets. Fig. 13 shows routability results for an FPGA with eight memory arrays with and without the memory-to-memory switches for several values of F m . The horizontal axis is the number of programmable switches per memory array in the memory/logic interconnect. This includes the switches in the memory/logic interconnect blocks (proportional to F m ), and, in the enhanced architecture, the memory-to-memory switches. The vertical axis is the number of tracks required in each channel in order to completely route the circuit, averaged over all 100 benchmark circuits. Each point is labeled with the corresponding value of F m .
As the graph shows, the required track count is significantly increased for low values of F m and relatively unchanged for higher values. At F m = 1, in the enhanced architecture, more that half of the circuits could not be routed using less than 45 tracks; we do not present results for this case.
The primary reason for these disappointing results is that nets that do not connect to memory will often use the memory-to-memory switches as a low-cost route to travel from one side of the chip to the other. Consider Fig. 14, which shows the connection between two distant logic blocks. If the net is implemented using only the logic routing resources, at least six switch blocks would lie on the path between the two logic blocks. Using the memoryto-memory switches, only two switch blocks and two pass transistors (one under each memory block) must be tra- versed. Since the latter alternative is cheaper, it will be favoured by a standard maze-type router.
Although this provides an e cient implementation of this net, the vertical tracks labeled A and C in the diagram become unavailable for future nets (the router processes nets one at a time). If future nets require connections to the memory, the loss of vertical tracks A and C may severely hamper the routing of these nets, especially in low-F m architectures. Also, since the connections between the vertical tracks incident to each memory/logic interconnect block and the horizontal tracks connecting the memory-tomemory switches are permanent, the track labeled B will also be unavailable for future nets.
To alleviate this problem, we modi ed the router so that the memory-to-memory switches are used only to implement memory-to-memory connections. Although this means that these tracks are wasted if a circuit contains no (or few) memory-to-memory connections, it alleviates the problems described above.
Figs. 15 gives the track requirement results obtained using this algorithm for the 8 and 16 array FPGAs. Again the horizontal axis is the number of switches per memory array (including the memory-to-memory switches in the enhanced architecture) and the label above or below each point is F m . As the graph shows, the memory-to-memory switches help somewhat, reducing the average track requirement by between 0.5 and 1 track. Fig. 16 shows the area results for the 8 and 16 array FPGAs. As before, the area results closely match the track requirement measurements. Fig. 17 gives delay results. As before, the vertical axis in each graph is the time to perform a read access, including the routing to the address pins and from the data-out pins. If an address net connects to more than one memory array, it might have a circuitous route in the baseline architecture, resulting in a longer net delay, and hence, a longer read time. The memory-to-memory switches result in more direct routes for these nets, leading to lower memory read times. In the architectures considered here, the improvement is as much as 25%. Since the critical path of a circuit implementation often includes the memory read time, this speed-up will signi cantly impact the achievable clock frequency of circuits implemented on the FPGA. These results show that even with this relatively unaggressive use of the memory-to-memory switches, area is improved somewhat, and speed is improved signi cantly.
The development of algorithms that use these tracks more aggressively is left as future work; it is likely that such algorithms would give improvements beyond those presented in Figs. 15 through 17.
V. Conclusions
In this paper, we have examined the architecture of an FPGA with on-chip memory, focusing on the interconnection structure between the memory arrays and the logic resources. We have found that, in our architecture, the most area-e cient and speed-e cient architecture occurs if each memory pin can be programmably connected to between 4 and 7 tracks. This is in contrast to 11] which shows that circuit routability for logic circuits is severely hampered by low values of the connection block exibility.
For FPGAs with 8 or more arrays, we showed that the routability and speed of the FPGAs can be improved by adding programmable switches between neighbouring memory blocks. In our architecture, the enhancements reduced the channel width by between 0.5 and 1 track (averaged over all benchmark circuits) and improved the speed of circuit implementations by as much as 25%. The area cost of these additional switches is small.
